[CRPR] Slack calculation considering CRPR

작성자:

 


CRPR => Common point 까지의 차이 값 , 따라서 0.16을 보상 해야함 CRPR을 고려한 Slack calculating

(모든 report는 capture F/F를 보상해줌)



SETUP time violation check (slack)

Slack(setup) = data required time -  data arrival time

                             Clock path(min)    data path(max)



[T+Clock latency(CLK~CK input) + CRPR – library setup time] - [Clock latency+max data path]

                                                                   [6+0.64+0.52+0.16-0.2] - [0.80 + 0.60 + 0.60 + 3.20]

=>1.92 pass




댓글

댓글 쓰기

이 블로그의 인기 게시물

Cell delay / Net delay

작성자:
이미지
Cell delay -Cell delay is the amount of delay from input to output of a logic gate in a path. -Dimensional table of delay values dependent on input net transition and output capacitance [Example] Net delay -Net delay is the amount of delay from the output of a cell to the input of the next cell in a timing path. [Methods of calculating net delay] 1)  Estimating delays WLM (In fact, these days we use the zero wire load model.->Setting the worst case using a clock derating) 2)  Using specific tiem values back-annotated from Standard Delay Format(SDF) file. 3)   RC extraction -> SPEF(Standard Parasitic Exchange Format) file.
자세한 내용 보기

PVT

작성자:
이미지
 What is PVT? PVT stands for process, voltage, temperature. Process -Speed of nMOS/pMOS is different due to the cause of the process. -Types of speed -> fast / typical / slow -FF/FS/TT/SF/SS(nMOS/pMOS) Voltage -Speed of pMOS/nMOS changes according to the supply voltage. -In general, ±10% of the typical is taken as the best/worst case.  Temperature -Speed of pMOS/nMOS changes according to temperature -in reality, temperature inversion arises in 65nm, mostly 28nm and below. Why do we use PVT? To verify in advance timing according to process or environmental conditions. PVT corners and its effect on delay Additionally.. Synthesis 를 진행할 때의 PVT best/worst  조건은 어떤 기준에 의해서 정해 질까? Synthesis 는 아직 net 이 없는 상태 이므로 , 이후 real net 이 생긴다면 net delay 에 의해 holdtime 은 개선될 것이다 . 그러므로   synthesis 를 진행하는 경우의 PVT 에서는 setuptime 을 우선적으로 고려해 delay 의 best/worst 조건을 생각해야 한다 .  이처럼 Synthesis에서의 PVT best/worst 조건은 delay(timing)을 기준으로 한다. 구체적으로, 위의 표에서와 같이 delay를 maximum으로 하는 SS/Low vol...
자세한 내용 보기

[Scan] Scan chain / Scan operation

작성자:
이미지
What is a Scan chain?  The scan cells(F/F with mux) are linked together into “scan chains” that operate like big shift registers when the circuit is put into test mode. Scan chains are used to detect manufacturing defects present in the combinational logic of the design. [Scan chain =  controllability +  observability] scan flops initialize nodes within the design(controllability) scan flops capture results from within the design(observability) inserting a scan path involves replacing all f/f with their scannable equivalent f/f larger area than non-scan registers, larger setup time requirement. Scan operation
자세한 내용 보기